Docket: 43876-155 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Customer Number: 20277

HANSEN et al. : Confirmation Number: 4560

Application No.: 10/757,516 : Group Art Unit: 2183

Filed: January 15, 2004 : Examiner: Eric Coleman

For: PROGRAMMABLE PROCESSOR AND SYSTEM FOR STORE MULTIPLEX

OPERATION

SECOND SUPPLEMENTAL DECLARATION OF KORBIN VAN DYKE

I, Korbin Van Dyke, state that:

Summary of My Opinions

- 1. I previously submitted two declarations in connection with this proceeding (see Van Dyke Declaration dated August 15, 2007; and Van Dyke declaration dated April 29, 2008), referenced hereinafter as the "initial Van Dyke declaration" and the "supplemental Van Dyke declaration". For brevity, I will not repeat information set forth in the initial or supplemental Van Dyke declarations in this declaration.
- 2. In preparation of this declaration I have reviewed U.S. Patent Application Serial No. 10/757,516. I have also reviewed U.S. Patent Nos. 5,742,840 and 6,295,599 (respectively the '840 and '599 patents) that the 10/757,516 patent application indirectly claims priority to, as well as appendices to the '840 and '599 patents (the Terpsichore and Zeus System Architecture manuals, respectively, and hereinafter referred to respectively as the Terpsichore and the Zeus manuals). I have reviewed the August 6, 2008 Office Action for the 10/757,516 patent application, including the paragraphs on pages 2-3 that discuss the Examiner's rejection of claims 1-18 and 19-32 for failing to comply with the written description requirement of § 112, and the paragraphs on pages 3-4 that discuss the Examiner's rejection of claims 1-18 and 19-32 for failing to comply with the enablement requirement of § 112. I have also reviewed the paragraph on page 31 that discusses the Examiner's statement that the "declaration that is referred to by the applicant does not specifically address the claimed features" and consequently

"the declaration does not provide support for the feature satisfying the 112 first paragraph requirements as detailed in the outstanding 112 first paragraph rejection above".

- 3. My understanding is that the features of the claimed invention are taught and supported by complying with the written description requirement and the enablement requirement. My understanding of the written description requirement is that a patent disclosure must describe the claimed invention in sufficient detail that one of ordinary skill in the art can reasonably conclude that the inventor had possession of the claimed invention at the time of filing the patent disclosure. My understanding of the enablement requirement is that the patent disclosure must contain sufficient information regarding the subject matter of the claims to enable one of ordinary skill in the pertinent art to make and use the claimed invention. I further understand that whether the enablement requirement is met depends on whether undue experimentation is necessary for one of skill in the art to practice the invention in light of the patent disclosure.
- 4. Based on my review of the materials identified in paragraph 2 of this declaration, it is my opinion that with respect to the following limitations relating to (amended) claims 1, 10, 19, and 26, the disclosures of the '840 patent and the '599 patent each indicate that the inventors were in possession of the claimed invention of the 10/757,516 patent application as of the August 16, 1995 filing date of the '840 patent and further as of the August 24, 1999 filing date of the '599 patent; and further the disclosures of the '840 patent and the '599 patent each would have enabled a person of ordinary skill in the art to make and use, without undue experimentation, the claimed invention of the 10/757,516 patent application as of the August 16, 1995 filing date of the '840 patent, and further as of the August 24, 1999 filing date of the '599 patent. The limitations referred to are:

{claims 1 and 10} "the mask consisting of N independently selectable mask bits, N being an integer multiple of eight, each of the mask bits corresponding to a data bit contained in the at least one register, each of the mask bits being independently selectable as either a write-enabled mask bit or a write-disabled mask bit"

{claims 19 and 26} "the second operand consisting of N independently selectable bits, N being an integer multiple of eight, wherein each bit in the second operand is independently selectable as either having a first predetermined value or a second predetermined value, wherein for each bit in the first operand, the bitwise insert operation inserts the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value"

Summary of '840 Analysis:

5. The disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of (amended) claims 1 and 10 of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without

undue experimentation. For example, on at least pages 24-25 (describing general registers), 26 (generally describing store instructions), and 150-157 of the Terpsichore manual (describing details of Store and Store Immediate instructions such as various forms of Store Immediate and Store Multiplex Immediate instructions) there are detailed descriptions of the aforementioned claim elements.

6. The disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of (amended) claims 19 and 26 of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 24-25 (describing general registers), 26 (generally describing store instructions), and 150-157 of the Terpsichore manual (describing details of Store and Store Immediate instructions such as various forms of Store Immediate and Store Multiplex Immediate instructions) there are detailed descriptions of the aforementioned claim elements.

Summary of '599 Analysis:

- 7. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of (amended) claims 1 and 10 of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-20 (describing general registers), 21 (generally describing store instructions), 123-125, and 128-130 of the Zeus manual (describing details of Store and Store Immediate instructions, including Store Multiplex and Store Multiplex Immediate forms) there are detailed descriptions of the aforementioned claim elements.
- 8. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of (amended) claims 19 and 26 of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-20 (describing general registers), 21 (generally describing store instructions), 123-125, and 128-130 of the Zeus manual (describing details of Store and Store Immediate instructions, including Store Multiplex and Store Multiplex Immediate forms) there are detailed descriptions of the aforementioned claim elements.
- 9. A detailed explanation of the basis for my opinions is set forth in the remainder of this declaration.

Detailed Basis for My Opinions

Analysis of the disclosures of the '840 and the '599 patents:


- 10. For brevity, the following analysis focuses on and provides details relating to the '840 patent, while reciting summary information pointing out where similar descriptive information is provided in the '599 patent.
- 11. As discussed in paragraph 20 of the initial Van Dyke declaration, the '840 patent describes structure of a general purpose, programmable media processor (including, for example, a register file and an execution unit), and the '840 patent recites that an instruction set for the general purpose media processor is described by the Microfiche Appendix (referred to herein as the Terpsichore manual). Similarly, the '599 patent describes structure of a general purpose, programmable processor for broadband applications, and the '599 patent includes and refers to a Microfiche Appendix (referred to herein as the Zeus manual) that describes, for example, an instruction set for the general purpose processor.
- 12. The Terpsichore manual of the '840 patent describes all of the aforementioned limitations of (amended) claims 1, 10, 19, and 26, on at least pages 150-157 (included in attached Exhibit A), with additional information on page 24 (also included in the attached Exhibit A). Paragraphs 22-28 of the initial Van Dyke declaration discuss aspects of those pages in detail. Paragraphs 13-30 of this declaration discuss particular aspects of those pages with respect to the aforementioned elements of (amended) claims 1, 10, 19, and 26. The Zeus manual of the '599 patent describes all of the aforementioned limitations of (amended) claims 1, 10, 19, and 26 on at least pages 19-20, 123-125, and 128-130 (attached as Exhibit B).
- 13. The Terpsichore manual, for example on pages 150-157, describes several variations of Store and Store Immediate instructions, including several Store Multiplex forms ("S.MUX.64.B.A" and "S.MUX.64.L.A") and several Store Multiplex Immediate forms ("S.MUX.64.B.A.I" and "S.MUX.64.L.A.I"):

1 OUNT OF THE PERSON	1 1		
S.MUX.64.B.A	Store multiplex	octlet big-endian	aligned
S.MUX.64.L.A	Store multiplex	octlet little-endian	aligned
	<u></u>		

1 O.1711 1010 11CH 111		1
S.MUX.64.B.A.I	Store multiplex octlet big-endian aligned immediate	
S.MUX.64.L.A.I	Store multiplex octlet little-endian aligned immediate	

14. The following discussion focuses on the Store Multiplex Immediate forms. As will be subsequently described, the Store Multiplex forms are similar to the Store Multiplex Immediate forms with respect to the claimed "N independently selectable mask bits" (amended claims 1 and 10) and "N independently selectable bits" (amended claims 19 and 26).

15. The Terpsichore manual, on page 155, describes an instruction format for the Store Immediate instructions:



As evidenced by the instruction format, the operands of the Store Immediate Instruction are 'ra', 'rb', and 'offset'.

- 16. The Terpsichore manual, on pages 155-157, describes operation of the Store Multiplex Immediate form of the Store Immediate Instructions. As described, the operation includes:
 - (a) Determining 'function' as 'MUX';

(b) Determining 'size' as '64';

S64LI, S64LAI, S64BAI, S64BAI, SAAS64BAI, SAAS64LAI, SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI siza ← 64

(c) Determining 'rsize' as '128',

SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI: rsize ← 128

(d) Reading a 64-bit value from a register specified by the operand 'ra', and determining a virtual address based on the value from the register and the operand 'offset' from the instruction;

(e) Reading a 128-bit value (based on 'rsize' being 128) from a pair of registers specified by the operand 'rb', and setting 'm' to the value read from the register pair. The most-significant 64 bits of 'm' are set to the value of the odd register of the pair and the least-significant 64 bits of 'm' are set to the value of the even register of the pair;

m ← RegRead(rb, rsize)

(f) Reading a 64-bit value (based on 'size' being 64) from memory from a location specified by the virtual address, and setting 'b' to the value read;

Computing a new value to store to memory, 'n', by logically bit-wise ANDing the most-significant 64 bits of 'm' with the least-significant 64 bits of 'm', logically bit-wise ANDing the 64-bit value read from memory, 'b', with a logical bit-wise NOT of the least-significant 64 bits of 'm', and logically bit-wise ORing the results of the two ANDing operations; and

Storing 'n' as a 64-bit value (based on 'size' being 64) to memory to the location specified by the virtual address.

MUX:

```
b ← LoadMemory(VirtAddr,size,order)
n ← (m<sub>127.64</sub> & m<sub>63.0</sub>) I (b & ~m<sub>63.0</sub>)
StoreMemory(VirtAddr,size,order,n)
```

Where, as understood by one of ordinary skill in the art:

```
"m_{127...64}" signifies the most-significant 64 bits of "m",
```

' $m_{63...0}$ ' signifies the least-significant 64 bits of 'm',

'~' signifies a bit-wise logical NOT

'&' signifies a bit-wise logical AND

'l' signifies a bit-wise logical OR

- 17. The operations described in paragraphs 16(e) and 16(f) (above) result in selectively replacing bits in the memory location (at the virtual address as specified by the 'ra' and 'offset' operands) with bits from the odd register (of the register pair specified by the 'rb' operand). Which of the selectively replaced bits are replaced is determined by the value from the even register (of the register pair specified by the 'rb' operand).
- 18. One of ordinary skill in the art would understand the following specific examples of operation of the Store Multiplex Immediate instruction. Note that underscores ('_') are used to improve readability, and have no substantive meaning.

- 19. The example illustrated in paragraph 18(a) (above) illustrates a resultant value in memory at a particular virtual address (Mem[VA]). The resultant memory value is determined from a starting value from memory at the particular virtual address and values in a register pair specified by the rb operand of the instruction. The even register of the register pair, REG[24], functions as a mask, and the odd register of the pair, REG[25], functions as data to replace, according to the mask, selected bits of memory at the particular virtual address. For every bit that is asserted in the even register (REG[24]), a corresponding respective bit is selected from the odd register (REG[25]) to replace a corresponding respective bit in memory.
- 20. The example illustrated in paragraph 18(b) (above) is identical to that illustrated in paragraph 18(a), except that for illustration, three bits of the mask (the value in the even register of the register specified by the rb operand) are logically inverted values, and consequently corresponding respective bits of the result in memory are different than in the paragraph 18(a) example (see red box, bold, and underlining highlighting). In general, there are no restrictions on possible bit patterns for the mask; any of 2ⁿ unique mask patterns are possible (where 'n' is the width, in bits, of the mask). Thus the least-significant bit of the mask may selectively be either one or zero, in combination with the next-to-least-significant bit of the mask selectively being either one or zero, and so forth, up to and including the most-significant bit of the mask. The value of any bit in the mask is not related to the value of any other bit in the mask; the values of the bits of the mask are independent from one another.
- 21. The operation of the Store Multiplex forms are similar to the Store Multiplex Immediate forms, except the virtual address is computed by summing values from two registers specified by the 'ra' and 'rb' operands, and the register pair (with the mask and the data) is specified by the 'rc' operand.

Claims 1 and 10 (as amended)

- 22. The aforementioned limitations of (amended) claims 1 and 10 are:
 - (a) the mask consisting of N independently selectable mask bits,
 - (b) N being an integer multiple of eight,
 - (c) each of the mask bits corresponding to a data bit contained in the at least one register,
 - (d) each of the mask bits being independently selectable as either a write-enabled mask bit or a write-disabled mask bit

As is discussed by following paragraphs 23-25, all of the aforementioned claim limitations are described in the Terpsichore manual, at least on pages 24 and 150-157 (also see the discussion of those pages in paragraphs 13-21 of this declaration).

- 23. The element the mask consisting of N independently selectable mask bits is described by the Terpsichore manual, and corresponds, for example, to the even register of the register pair specified by the 'rb' operand of the Store Multiplex Immediate instruction. The bits are independently selectable in that any bit is selectable as a zero or a one, irrespective of values of any of the other bits. The element N being an integer multiple of eight is also described by the Terpsichore manual, where N corresponds, for example, to 64, since the even register consists of 64 bits, and 64 is an integer multiple of eight.
- 24. The element each of the mask bits corresponding to a data bit contained in the at least one register is described by the Terpsichore manual, as illustrated for example by the description of the computation of the new value to store in memory. The computation recites (in part) " $m_{127...64}$ & $m_{63...0}$ ", where $m_{127...64}$ is the odd register of the register pair specified by the 'rb' operand of the Store Multiplex Immediate instruction, and $m_{63...0}$ is the low register of the register pair. The '&' denotes a bit-wise logical AND operation, $m_{127...64}$ and $m_{63...0}$ are each 64 bits, and thus there is a bit in the mask for every bit in the data.
- write-enabled mask bit or a write-disabled mask bit is described by the Terpsichore manual. The claimed "mask" corresponds to the even register of the register pair specified by the 'rb' operand of the Store Multiplex Immediate instruction. Every bit of the even register is selectable as either a zero or a one, without regard to values of other bits of the even register. For every bit of the even register that is a one (corresponding to the claimed "write-enabled mask bit"), a corresponding bit is replaced in a memory location with a corresponding bit from the odd register of the specified register pair. For every bit of the even register that is a zero (corresponding to the claimed "write-disabled mask bit"), a corresponding bit in the memory location is left unchanged. The replacement of the memory location bit(s) is via a read of the memory location, a computation of a new memory value, and a write of the new memory value to the memory location, recited respectively in the Terpsichore manual as:
 - b \leftarrow LoadMemory(VirtAddr, size, order); n \leftarrow $m_{127...64}$ & $m_{63...0}$) | (b & ~ $m_{63...0}$); and StoreMemory(VirtAddr, size, order, n).
- 26. Thus all of the aforementioned limitations of (amended) claims 1 and 10 are described by the '840 patent, at least in pages 24 and 150-157 of the Terpsichore manual, and are also described by the '599 patent, at last in pages 19-20, 123-125, and 128-130 of the Zeus manual.

Claims 19 and 26 (as amended)

- 27. The aforementioned limitations of (amended) claims 19 and 26 are:
 - (a) the second operand consisting of N independently selectable bits, N being an integer multiple of eight,
 - (b) wherein each bit in the second operand is independently selectable as either having a first predetermined value or a second predetermined value,
 - (c) wherein for each bit in the first operand, the bitwise insert operation inserts the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value

As discussed by following paragraphs 28-29, all of the aforementioned claim limitations are described in the Terpsichore manual, at least on pages 24 and 150-157 (also see the discussion of those pages in paragraphs 13-21 of this declaration).

- 28. The elements the second operand consisting of N independently selectable bits and wherein each bit in the second operand is independently selectable as either having a first predetermined value or a second predetermined value are described by the Terpsichore manual. The claimed "second operand" corresponds, for example, to the even register of the register pair specified by the 'rb' operand of the Store Multiplex Immediate instruction. The bits are independently selectable in that any bit is selectable as a zero (the claimed "second predetermined value") or a one (the claimed "first predetermined value"), irrespective of values of any of the other bits. The element N being an integer multiple of eight is also described by the Terpsichore manual, where N corresponds, for example, to 64, since the even register consists of 64 bits, and 64 is an integer multiple of eight.
- 29. The element wherein for each bit in the first operand, the bitwise insert operation inserts the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value is described by the Terpsichore manual. The claimed "first operand" corresponds, for example, to the odd register of the register pair specified by the 'rb' operand of the Store Multiplex Immediate instruction, and the claimed "second operand" corresponds to the even register of the register pair. For every bit of the even register that is a one (corresponding to the claimed "first predetermined value"), a corresponding bit is replaced in a memory location (corresponding to the claimed "destination value") with a corresponding bit from the odd register. For every bit of the even register that is a zero (corresponding to the claimed "second predetermined value"), a corresponding bit in the memory location is left unchanged. The replacement of the memory location bit(s) is via a read of the memory location, a computation of a new memory value, and a write of the new memory value to the memory location, recited respectively in the Terpsichore manual as:
 - b \leftarrow LoadMemory(VirtAddr, size, order); n \leftarrow $m_{127...64}$ & $m_{63...0}$) | (b & ~ $m_{63...0}$); and StoreMemory(VirtAddr, size, order, n).

30. Thus all of the aforementioned limitations of (amended) claims 19 and 26 are described by the '840 patent, at least in pages 24 and 150-157 of the Terpsichore manual, and are also described by the '599 patent, at last in pages 19-20, 123-125, and 128-130 of the Zeus manual.

Summary and Closing:

- The '840 patent, including the Terpsichore manual, provides sufficient 31. information in sufficient detail describing the claimed invention (as amended) of the 10/757,516 patent application, that one of ordinary skill in the art would reasonably conclude that the inventors had possession of the claimed invention at the time of filing the '840 patent. Further, the '840 patent, including the Terpsichore manual, provides sufficient information regarding the subject matter of the claimed invention (as amended) of the 10/757,516 patent application to enable one of ordinary skill in the pertinent art to make and use the claimed invention without undue experimentation. In addition, the '599 patent, including the Zeus manual, provides sufficient information in sufficient detail describing the claimed invention (as amended) of the 10/757,516 patent application, that one of ordinary skill in the art would reasonably conclude that the inventors had possession of the claimed invention at the time of filing the '599 patent. Further, the '599 patent, including the Zeus manual, provides sufficient information regarding the subject matter of the claimed invention (as amended) of the 10/757,516 patent application to enable one of ordinary skill in the pertinent art to make and use the claimed invention without undue experimentation.
- 32. Therefore, I believe that each of the '840 patent, including the Terpsichore manual, and the '599 patent, including the Zeus manual, provide adequate written description and enablement as required by 35 USC § 112 for the aforementioned limitations of (amended) claims 1, 10, 19, and 26 of the 10/757,516 patent application, as discussed in paragraph 4 of this declaration.
- 33. I have had no communication with any of the inventors of the 10/757,516 patent application (Craig Hansen and John Moussouris) relating to any material in this declaration.
- 34. I have been hired as a consultant in connection with procedures before the United States Patent and Trademark Office (USPTO) regarding patents and patent applications assigned to Microunity Systems Engineering, Inc., including the media processor patent application. I am being compensated for my services at the rate of \$375/hour. Other than acting as a consultant in connection with procedures before the USPTO, I have no interest or connection with Microunity Systems Engineering, Inc.
- 35. During my evaluation of the media processor patent application, I have been impressed by the thoroughness and overall high-quality of the Terpsichore and Zeus manuals. The manuals provide clear and unambiguous descriptions of media processing systems and are thorough and well-written. The manuals provide comprehensive descriptions of instructions in complete architectural detail. The information in the manuals would have been readily understood and easily accessible to software engineers coding the media processing systems, and

hardware engineers implementing microprocessors for use in the media processing systems, and that is exactly what architecture reference manuals should be. This is not surprising, since the '840 patent and the '599 patent each include an architecture manual that is intended to enable hardware engineers to do exactly that – design, build, and implement a media processor that would include circuitry for the claim limitations set forth in paragraph 4 of this declaration, as described in the Terpsichore and the Zeus architecture manuals.

36. I hereby declare that all statements made herein are of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing therefrom.

Date: 2008 Oct 14

Korbin Van Dyke:

Address: 3343 Little Vall

Sund, CA 94586


EXHIBIT A

Second Supplemental Declaration of Korbin Van Dyke

Pages 24 and 150-157 of Terpsichore System Architecture manual (from Microfiche Appendix of the '840 patent)

Wed, Aug 2, 1995

The gateway contains two data items within its structure, a code address and a data address:



User state

The user state consists of hardware data structures that are accessible to all conventional compiled code. The Terpsichore user state is designed to be as regular as possible, and consists only of the general registers, the program counter, and virtual memory. There are no specialized registers for condition codes, operating modes, rounding modes, integer multiply/divide, or floating-point values.

General Registers

Terpsichore user state includes 64 general registers. All are identical; there is no dedicated zero valued register, and there are no dedicated floating-point registers.

63		0
	REG[0]	
	REG[1]	
	REG[2]	
~~~	•	
	•	
	*	
	REG[62]	
	REG[62] REG[63]	
	64	

### <u>Definition</u>

```
def val ← RegRead(rn. size)
case size of
64:
val ← REG[rn]
128:
if rn₀ then
raise ReservedInstruction
endif
val ← REG[rn+1] II REG[rn]
endcase
enddef
```

- 24 -

Wed, Aug 2, 1995

# Store

These operations add the contents of two registers to produce a virtual address, and store the contents of a register into memory.

# Operation codes

S.8 ⁴⁶	Store byte
S.16.B	Store double big-endian
S.16.B.A	Store double big-endian aligned
S.16.L	Store double little-endian
S.16.L.A	Store double little-endian aligned
S.32.B	Store quadlet big-endian
S.32.B.A	Store quadlet big-endian aligned
S.32.L	Store quadlet little-endian
S.32.L.A	Store guadlet little-endian aligned
S.64.B	Store octlet big-endian
S.64.B.A	Store octlet big-endian aligned
S.64.L	Store octlet little-endian
S.64.L.A	Store octlet little-endian aligned
S.128.B	Store hexlet big-endian
S.128.B.A	Store hexlet big-endian aligned
S.128.L	Store hexlet little-endian
S.128.L.A	Store hexlet little-endian aligned
S.AAS.64.B.A	Store add-and-swap octlet big-endian aligned
S.AAS.64.L.A	Store add-and-swap octlet little-endian aligned
S.CAS.64.B.A	Store compare-and-swap octlet big-endian aligned
S.CAS.64.L.A	Store compare-and-swap octlet little-endian aligned
S.MAS.64.B.A	I Store multiplex-and-swap octlet big-endian aligned
S.MAS.64.L.A	Store multiplex-and-swap octlet little-endian aligned
S.MUX.64.B.A	Store multiplex octlet big-endian aligned
S.MUX.64.L.A	Store multiplex octlet little-endian aligned

size		······································	<del></del>	orderi	ng	alignment
8		·····				
16	32	64	128	L	В	
16	32	64	128	Ĺ	В	Α

⁴⁶S.8 need not specify byte ordering, not need it specify alignment checking, as it stores a single byte.

- 150 -



Second Supplemental Declaration of Korbin S Van Dyke -- Exhibit A


Terpsichore System Architecture

ra,rb,rc

Wed, Aug 2, 1995

#### **Format**

op



### **Description**

A virtual address is computed from the sum of the contents of register ra and register rb. The contents of register rc, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

### **Definition**

```
def Store(op,ra,rb,rc) as
    case op of S8.
         S16L, S16LA, S16B, S16BA,
         S32L, S32LA, S32B, S32BA,
S64L, S64LA, S64B, S64BA,
         $128L, $128LA, $128B, $128BA:
         function ← NONE
SAAS64BA, SAAS64LA:
              function ← AAS
         SCAS64BA, SCAS64LA:
              function \leftarrow CAS
          SMAS64BA, SMAS64LA:
              function ← MAS
          SMUX64BA, SMUX64LA:
              function \leftarrow MUX
     endcase
     case op of
         S8:
              size ← 8
          $16L, $16LA, $16B, $16BA:
               size ← 16
          S32L, S32LA, S32B, S32BA:
               size ← 32
          S64L, S64LA, S64B, S64BA,
          SAAS64BA, SAAS64LA:
               size ← 64
          SCAS64BA, SCAS64LA, SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
               size ← 64
          S128L, S128LA, S128B, S128BA:
               size ← 128
     endcase
     case op of
          S8.
          $16L, $16LA, $16B, $16BA,
          S32L, S32LA, S32B, S32BA,
```

- 151 -

microunity

 $\pi_{\parallel}$ 

```
Wed, Aug 2, 1995
Terpsichore System Architecture
           S64L, S64LA, S64B, S64BA,
SAAS64BA, SAAS64LA:
                 rsize - 64
            SCASB4BA, SCAS64LA SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
                  rsize ← 128
            S128L, S128LA, S128B, S128BA:
                 rsize ← 128
      endcase
      case op of
            S8:
           align ← undefined

316L, $32L, $64L, $128L,

$16B, $32B, $64B, $128B:

align ← false

$16LA, $32LA, $64LA, $128LA,

$16BA, $32BA, $64BA, $128BA,
            SAAS64BA, SAAS64LA, SCAS64BA, SCAS64LA,
            SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
                  align ← true
      endcase
      case on of
            88;
            order ← undefined
$16L, $32L, $64L, $128L
            $16LA, $32LA, $64LA, $128LA,
$AA$64LA, $CA$64LA, $MA$64LA, $MUX64LAI:
                  order ← L
            S16B, S32B, S64B, S128B,
            $16BA, $32BA. $64BA, $128BA,
$AA$64BA, $CA$64BA, $MA$64BA, $MUX64BAI:
                  order ← B
      endcase
      a - RegRead(ra, 64)
      b ← RegRead(rb. 64)
      VirtAddr \leftarrow a + b
      if align then
             if (VirtAddr and ((size/8)-1)) # 0 then
                  raise AccessDisallowedByVirtualAddress
             endif
       endif
      m ← RegRead(rc, rsize) case function of
             NONE:
                   StoreMemory(VirtAddr, size, order, msize-1.0)
                   c ← LoadMemory(VirtAddr,size,order)
StoreMemory(VirtAddr,size,order,m63..0+c)
                   RegWrite(rc, 64, c)
                   c ← LoadMemory(VirtAddr,size,order)
                   if (c = m_{63..0}) then
                         StoreMemory(VirtAddr,size,order,in127..64)
                   endif
                   RegWrite(rc, 64, c)
                   c ← LoadMemory(VirtAddr,size.order)
                   n \leftarrow (m_{127.64} \& m_{63.0}) \mid (c \& -m_{63.0})
                   StoreMemory(VirtAddr.size,order,n)
                                                                                           microunity
                                                   - 152 -
```

Wed, Aug 2, 1995

RegWrite(rc, 64, c)

MUX:

c ← LoadMemory(VirtAddr,size,order)  $n \leftarrow (m_{127..64} \& m_{63..0}) \ l \ (c \& \sim m_{63..0})$ StoreMemory(VirtAddr,size,order,n)

endcase enddef

Exceptions

Reserved instruction Access disallowed by virtual address

Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TLB
Access disallowed by local TLB
Access detail required by tag
Access detail required by local TLB
Access detail required by global TLB
Cache coherence intervention required by tag
Cache coherence intervention required by local TLB
Cache coherence intervention required by global TLB

Cache coherence intervention required by global TLB

Local TLB miss

Global TLB miss

- 153 -

microunity

医图冒

Wed, Aug 2, 1995

# Store Immediate

These operations add the contents of a register to a sign-extended immediate value to produce a virtual address, and store the contents of a registerinto memory.

## Operation codes

S.8.1 ⁴⁷	Store byte immediate
S.16.B.A.I	Store double big-endian aligned immediate
S.16.B.I	Store double big-endian immediate
S.16.L.A.I	Store double little-endian aligned immediate
S.16.L.I	Store double little-endian immediate
S.32.B.A.1	Store quadlet big-endian aligned immediate
S.32.B.I	Store quadlet big-endian immediate
S.32.L.A.I •	Store quadlet little-endian aligned immediate
S.32.L.1	Store quadlet little-endian immediate
S.64.B.A.1	Store octlet big-endian aligned immediate
S.64.B.I	Store octlet big-endian immediate
S.64.L.A.I	Store octlet little-endian aligned immediate
S.64.L.1	Store octlet little-endian immediate
S.128.B.A.I	Store hexlet big-endian aligned immediate
S.128.B.I	Store hexlet big-endian immediate
S.128.L.A.I	Store hexlet little-endian aligned immediate
S.128.L.I	Store hexlet little-endian immediate
S.AAS.64.B.A.I	Store add-and-swap octlet big-endian aligned immediate
S.AAS.64.L.A.I	Store add-and-swap octlet little-endian aligned immediate
S.CAS.64.B.A.I	Store compare-and-swap octlet big-endian aligned immediate
S.CAS.64.L.A.I	Store compare-and-swap octlet little-endian aligned immediate
S.MAS.64.B.A.I	Store multiplex-and-swap octlet big-endian aligned immediate
S.MAS.64.L.A.I	Store multiplex-and-swap octlet little-endian aligned immediate
S.MUX.64.B.A.I	Store multiplex octlet big-endian aligned immediate
S.MUX.64.L.A.I	Store multiplex octlet little-endian aligned immediate

size				orderi	ng	alignment
8						
16	32	64	128	L	B	
16	32	64	128	L	В	Α

⁴⁷S.8.I need not specify byte ordering, nor need it specify alignment checking, as it stores a single byte.

- 154 -



# Second Supplemental Declaration of Korbin S Van Dyke -- Exhibit A

Terpsichore System Architecture

Wed, Aug 2, 1995

#### **Format**

#### Description

A virtual address is computed from the sum of the contents of register ra and the sign-extended vale of the offset field. The contents of register rb, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

### **Definition**

```
det Storelmmediate(op.ra,rb,offset) as
     case op of
          S81,
          $16LI, $16LAI, $16BI, $16BAI, $32LI, $32LAI, $32BI, $32BAI, $64LAI, $64BAI, $64BAI,
           S128LI, S128LAI, S128BI, S128BAI:
                function ← NONE
           SAAS64BAI, SAAS64LAI:
                function ← AAS
           SCAS64BAI, SCAS64LAI:
                function ← CAS
           SMAS64BAI, SMAS64LAI
                function ← MAS
           SMUX64BAI, SMUX64LAI:
                function ← MUX
     endcase
     case op of
           S81:
                size ← 8
           S16LI, S16LAI, S16BI, S16BAI:
                size ← 16
           S32LI, S32LAI, S32BI, S32BAI:
           size ← 32
S64LI, S64LAI, S64BI, S64BAI, SAAS64BAI, SAAS64LAI.
           SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
                size ← 64
           $128Li, $128LAI, $128BI, $128BAI:
                size ← 128
      endcase
      case op of
           S81.
           $16LI, $16LAI, $16BI, $16BAI, $32LI, $32LAI, $32BI, $32BAI, $64LI, $64LAI, $64BI, $64BAI,
           SAAS64BAI, SAAS64LAI:
```

- 155 -

```
Terpsichore System Architecture
```

Wed, Aug 2, 1995

```
SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
           rsize ← 128
     $128LI, $128LAI, $128BI, $128BAI:
           rsize ← 128
endcase
case op of
     $81:
     align ← undefined
$16LI, $32LI, $64LI, $128LI,
$16BI, $32BI, $64BI, $128BI:
     align ← false
S16LAI, S32LAI, S64LAI, S128LAI,
S16BAI, S32BAI, S64BAI, S128BAI,
SAAS64BAI, SAAS64LAI, SCAS64BAI, SCAS64LAI,
      SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
            align ← true
endcase
case op of
      S81:
      order ← undefined
S16LI, S32LI, S64LI, S128LI,
S16LAI, S32LAI, S64LAI, S128LAI,
      SAAS64LAI, SCAS64LAI, SMAS64LAI, SMUX64LAI:
            order ← L
      $16BI, $32BI, $64BI, $128BI,
      $16BAI, $32BAI, $64BAI, $128BAI,
$AA$64BAI, $CA$64BAI, $MA$64BAI, $MUX64BAI.
            order ← B
 endcase
 a ← RegRead(ra, 64)
 VirtAddr ← a + (offset<sub>11</sub>50 II offset)
if align then
       if (VirtAddr and ((size/8)-1)) ≠ 0 then
            raise AccessDisallowedByVirtualAddress
 endif
 m ← RegRead(rb, rsize)
 case function of
       NONE:
            StoreMemory(VirtAddr,size,order,msize-1..0)
       AAS:
            b \leftarrow LoadMemory(VirtAddr,size,order)
            StoreMemory(VirtAddr,size,order,m63..0+b)
            RegWrite(rb, 64, b)
             b ← LoadMemory(VirtAddr,size,order)
            if (b = m_{63..0}) then
                  StoreMemory(VirtAddr,size,order,m127..64)
             endif
            RegWrite(rb, 64, b)
       MAS:
             b ← LoadMemory(VirtAddr,size,order)
            n \leftarrow (m_{127..64} \& m_{63..0}) \mid (b \& \sim m_{63..0})
             StoreMemory(VirtAddr,size,order.n)
             RegWrite(rb, 64, b)
       MUX:
```

- 156 -



Wed, Aug 2, 1995

 $b \leftarrow LoadMemory(VirtAddr,size,order)$   $n \leftarrow (m_{127.64} \& m_{63..0}) | (b \& \sim m_{63..0})$ StoreMemory(VirtAddr,size,order,n)

endcase enddef

### Exceptions

Reserved instruction
Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TLB
Access disallowed by local TLB
Access detail required by tag
Access detail required by local TLB
Access detail required by global TLB
Cache coherence intervention required by tag
Cache coherence intervention required by local TLB
Cache coherence intervention required by global TLB
Cache coherence intervention required by global TLB
Local TLB miss
Global TLB miss

- 157 -



# **EXHIBIT B**

Second Supplemental Declaration of Korbin Van Dyke

Pages 19-20 and 123-130 of Zeus System Architecture manual (from Microfiche Appendix of the '599 patent)

endess  and Regiverin, sie, val  de Regiverin, sie, val  REGIM - val;27.0  ordess  Program Counter  The program evainer consists of the register is implicitly manipulated by beare a return address in a general regi-  for privilege level register consists of this register is implicitly manipulated by the register is implicitly manipulated and by branch general register is sevel by the Branch field the program counter and privilege is data senciture is sevel by the Branch field these facilities provide mechanisms in the field these facilities provide mechanisms in sevel to the field these facilities in provide mechanisms in sevel to the field these facilities in the first order to the field these facilities in the field the facilities in the fa	Zens user state includes 64 general registers. All are identical; there is no decilicated activated register, and there are no decilicated floating-point registers.    REGIO	USET SIZICE  The user state consists of heritware data structures that are accessible to all conventional compiled code. The Zeus user state is designed to be as regular as possible, and consists only of the general registers, the program counter, and virtual memory. There are no specialized registers for considion godes, operating modes, counding modes, integer multiply/divide, or faculting posits values.  General Registers	The gateway contains two data lettra within its injustance, a code address and a fiver peintings level.  21 0 22 0 23 0 24 0 25 0 26 0 27 0 28 0 28 0 29 0 20 0 20 0 20 0 20 0 20 0 20 0 20	Zeus System Architecture The, Aug 17, 1999 Zeus Processor Zeus System And
volumes of the currently executing intersection. The ranch instructions, and read by branch instructions the set.  2 10  Our amc Guintes:  10  10  10  10  10  10  10  10  10  1	by maintained by branch pleavey and branch of minimal pleavey and branch of the property of th	tripier is infantly insulphiese or branch seasonable, and the or branch season bearing season be	interior is the control of the contr	

Zan need not	op reticins	S. IZBAL S. IKKN 64 A.B. S. IZBAL S	81587 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 81887 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8187 8	Sione These operations as the contents of a region of	Z.us Spiron
The more series specify by a pricing, soo re	rcrb rcrb s.MINOR			1. 1	Las Sylvein Architecture
£	18 17 FE	size 82 16 32 16 32 16 32 16 32	Store double faighted big-endian Store double fitty-endian Store double fitty-endian Store quadlet aligned fitti-endian Store quadlet aligned fitti-endian Store quadlet aligned fitti-endian Store quadlet aligned fitti-endian Store outer big-endian Store outer big-endian Store outer aligned fitti-endian Store outer aligned fitti-endian Store outer aligned fitti-endian Store outer aligned fitti-endian Store healet aligned fitti-endian Store healet aligned fitti-endian	ins of two regime emosts; who regime emosts are byte.	Tue, (Aug. 17, 1999)
cify digament checking, as it see	~ 75	ser octiet siigned bit Ser octiet siigned bit Ser octiet siigned litt 32 64 128 A 32 64 128 A	ried big-endlan - endlan - end	re o produce, a virtual addera.	1999
	- S 00 00	alignment ordering  A L B  A L B  A L B			Instructi
MicroUnity				ind. issue	2
			Detivition of Secretary		Zem <b>S</b> y
		see - toghed case 00 of siles - toghed siles -	Detailed  det Servelopart.rin as  det Servelopart.rin as  \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$164. \$1	Describedon An operand size, enter compand from the me multiplied by operand at in gramery using the per it digenerate is specified, east, militade of the	
	L SAPAL STEDAL SAVAL STEDAL HUIZAVAL STEDAL ALD UZAVAL LO UZAVA LO UZAVAL SAVAL STEDAL LO UZAVAL SAVAL STEDAL	ELL STARL SHALL SIZERL SHADDANUL SANA SIZER SHALL SIZER SHALL SHADDANAS B	1964, 513-48. 1974, 132-48. 121 121 121 121 121 121 121 121 121 12	meet in byers, is specified in the contents of regions. The contents of regions within the contents of regions within the compared visual addresses represed in brea. If	
	iBy/Vintu	<b>3 8 6</b>			
	10 10 10 10 10 10 10 10 10 10 10 10 10 1	L SANDOMANE		diffed by the control of the control	The, Aug 17, 1999

	5
Arrand disabled. Arrand	Zem 5)
Action of the second of the se	
	The Ang 17, 1999  A. Sida Sjoka A. Sida Sjok
	7, 1999 64, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10
McmUni	
DESCRIBED  DESCRIBED  TO DESCRIBED  TO DESCRIBED  TO SERVICE  TWO OF the and regimer rd. The of the regimer rd. The conspection dedresses, where are written to are written to memority rd.  The virtual addresses expressed in bytes. It exception uccuss.  Described  The virtual addresses expressed in bytes. It exception uccuss.  Described  The virtual addresses of the part of th	SUCCESANT  SUCCESANT  TO SUCCESANT  SUCCESAN
BD 1、1000 1011 1011 1011 1011 1011 1011 1	
To T	E-Compare Swap  fore on (4-16 mans 18 mg)  fore on (4-16 mans 18 mg)  fore of the mans 18 mg  fore of
re   7b   7b   6	And couples and order of the couple couple of the couples of the couple
are contents of order his period of the specified in the regular his	The COMPARE SWAD  Store double compare awap criter algored importation of dauble compare awap criter algored importation of the part of th
	Language de la constitución de l

Micro Unity		Execution 17. a contract to provide the part of the pa	condense order — B  condense order — B  condense order 128  condense order 128  done order 128  for a fo	Zeus System Architecture Tue, Aug 17, 1999 Enat Datable Compan Sein
rd rd rc ooking, not noted it specify alignment checking, m it as 128	Activities forms: log like alignment ordering byte light lig	SET 1611 Store Immediate gladelt algored big-endam Store Immediate gladelt algored big-endam Store Immediate gladelt big-endam ST Store Immediate gladelt big-endam ST Store Immediate gladelt big-endam ST Store Immediate gladelt algored big-endam ST ST Store Immediate gladelt algored big-endam ST ST ST Store Immediate gladelt algored big-endam ST S	imedia washirii ddes	Zous System Architecture Tue, Aug 17, 1999 Instruction Set

Side Size See Strong Strong Strong Strong Side Size See Strong Side Size Size Side Size Size Size Size Size Size Size Siz	Definition  of Sometimic antique, circumber as  some sign of  some sign	Zeuz Spiners Archinectors  The, Ang 17, 1999  Instrumbly Sec.  Sec. (1990)  Instrumbly Sec.  Instrumb
as Amountains.  Talks Accessional Montains (1788)  11. Sloid, S1728,  18. Sloid, S1728,  18. Sloid, S1728,  19. Sloid, S1728,	STATE STORY STORY STORY SALDONAL SALDONAL STORY SALD SALD SALD SALD SALD SALD SALD SALD	They, Ang. 17, 1999  They, Ang. 17, 1999  They, as specified by the in- experience of replace to and pl operand size. The consents of y-wing the specified byte order y-wing the specified that is, it mu- diffuse is not aligned in "secous
MicroUnity		Interesting Section 1. A straight address to be signed as the state repairs of common as the state repairs of common to the state and the stat